

Fig. 1 PRIOR ART





Fig. 2A PRIOR ART



F i g . 2 B P R I O R A R T




Fig. 3 PRIOR ART





Fig. 4 PRIOR ART



700;LSI Fig. 5A PRIOR ART




Fig. 5B PRIOR ART




Fig. 6A




Fig. 6B




Fig. 7






Fig. 8




F i g . 9 A



F i g . 9 B

	FINAL ADDRESS START ADDRESS	FIRST SECOND	OUTPUT OF DECODE CIRCUIT			
			CE3	CE2	CE1	SECOND ADDRESS
MEMORY MACRO 10_3	2FFFFh 10000h	1	0	0		1FFFFh 00000h
MEMORY MACRO 10_2	0FFFFh 01000h	0	1	0		0EFFFh 00000h
MEMORY MACRO 10_1	00FFFh 00000h	0	0	1		00FFFh 00000h

F i g . 1 0 A



F i g . 1 0 B

ADDRESS	00000h ~00FFFh	01000h ~0EFFFh	0F000h ~1FFFFh
TCES4_1	1	0	0
TCES4_2	1	1	0
TCES4_3	1	1	1

Fig. 11




Fig. 12A

ERASING PROPERTY






Fig. 12B

WRITING PROPERTY




100A;LSI

13
—
50
—
E



100B:LSI

Fig. 14



100C; LSI

5
1
50
E




Fig. 16

